Design and Implementation of MIPS Processor for LU Decomposition based on FPGA
##plugins.themes.bootstrap3.article.sidebar##
PDF
Submitted Apr 14, 2020
Published May 21, 2020
Published May 21, 2020
DOI
Abstract viewed = 253 times
Issue
Section
Articles
##plugins.themes.bootstrap3.article.main##
The solution for a set of liner equations require to find the matrix inverse of a square matrix with same number of the linear equations, this operation require many mathematical calculations. To solve this problem, LU decomposition for the matrix is used, which computes two matrices, a lower triangle matrix and an upper triangle matrix. In this, paper a design for 32-bits MIPS (microprocessor without interlocked pipelined stages) processor with the required instructions that used to calculate the LU matrices. The design implemented using VHDL (Very high speed integrated circuit hardware description language) then integrated with FPGA (Field Programmable Gate Arrays) Xilinx Spartan 6. The results for the different parts of the processor are resented in the form of test bench waveform and the architecture of the system is demonstrated and the results was matched with theoretical results.
Keywords: Field Programmable Gate Array (FPGA), LU decomposition, VHDL, MIPS Processor.
References
A. Yang, C. Liu, J. Chang, X. Guo, “Parallel LU Decomposition Method and It’s Application in Circle Transportation”, Journal of softwate, vol.5, no.11, 2010.
M. T. Goodrich, “Algorithm Analysis and Design”, Beijing: People's Posts & Telecom Press, 2006.
K. Bhattacharyya, R. Biswas, A. S. Dhar, S. Banerjee "Architectural design and FPGA implementation of radix-4 CORDIC processor," Microprocessors and Microsystems, Vol. 34, pp. 2-4, 2010.
J. L. Hennessy, J. Norman, Steven Przybylski, Christopher Rowen, Thomas Gross, Forest Baskett, and John Gill. “Mips: A microprocessor architecture”, In ACM SIGMICRO Newsletter, vol. 13, pp. 17–22, 1982.
M. N. Topiwala, N. Saraswathi “Implementation of a 32-bit MIPS based RISCprocessor using cadence”, IEEE International Conference on Advanced Communication Control and Computing Technologies (ICACCCT), 2014.
M. Mounika, A. Shankar “Design & implementation of 32-bit Risc (MIPS) processor”, International Journal of Engineering Trends and Technology (IJETT) – Vol. 4 Issue 10, SSN: 2231, Oct 2013.
H. S. Mehta, "Design of MIPS Processor," MSc. Thesis, California State University, Northridge, California, USA, 2012.
J. L. Hennessy, D. A. Patterson, “Computer Organization and Design: The Hardware/Software Interface”, USA: Morgan Kaufmann: 4th ed., Waltham, 2012.
R. Srinidhi, "MIPS Processor Implementation," MSc. Thesis, California State University Northridge, California, USA, 2012.
V. Robio, "A FPGA Implementation of A MIPS RISC Processor for Computer Architecture Education," MSc. thesis, New Mexico State University, Las Cruses, New Mexico, America, 2004.
C. K. Singh, S. H. Prasad, and P. T. Balsara, "A fixed-point implementation for QR decomposition," Proc. IEEE Dallas Workshop Design Applicat. Integration Software, p. 75–78, 2006.
D. A. Patterson, J. L. Hennessy, “Computer organization and design: the hardware software interface” Morgan Kaufmann, 2013.
B. C. Alecsa and A. D. Ioan, "FPGA Implementation of a Matrix Structure for Integer Division," in IEEE, Galati, Romania, 2010.
J. Neenu, S. Sabarinath, K. Sankarapandiammal “FPGA based implementation of high performance architectural level low power 32-bit RISC core” in IEEE International Conference on Advances in Recent Technologies in Communication and Computing, 2009.
V.N.Sireesha, D. Santosh” FPGA Implementation of A MIPS RISC Processor” in Int.J.Computer Technology & Applications, Volume 3 (3), 1251-125, 2012
Downloads
Download data is not yet available.
##plugins.themes.bootstrap3.article.details##
How to Cite
[1]
Khalil, R.S. and Omran, S.S. 2020. Design and Implementation of MIPS Processor for LU Decomposition based on FPGA. European Journal of Electrical Engineering and Computer Science. 4, 3 (May 2020). DOI:https://doi.org/10.24018/ejece.2020.4.3.209.
