Delay Model Study of Single Ended Ring Oscillator (SERO)
##plugins.themes.bootstrap3.article.main##
In this study, a new general expression for the frequency of a SERO is constructed, which includes two additional variables, Kd and Rw, and improves upon the traditional equations by accounting for all analysis models and various width ratios. When compared with the the conventional equations, the proposed equation is a better alternate to study the frequency response when the width ratio is concerned parameter for researchers which is addressed by the variable Rw. A three stage SERO is simulated in 90 nm technology using Cadence Virtuoso platform to establish this equation. The value of Kd obtained remains almost equal which justifies the reason for using this approach traditionally to calculate the delay.
Downloads
Download data is not yet available.
References
-
Demir A., Mehrotra A., Roychowdhury J. Phase noise in oscillators: a unifying theory and numerical methods for characterization. IEEE Trans Circuits Syst I Fundam Theory Appl, 2000;47(5):655?74.
Google Scholar
1
-
Mal S., Mal A.K., Ghosh S. Voltage-controlled ring oscillator for harmonic frequency generation. In: Advances in Intelligent Systems and Computing (ICA), p. 277?86.
Google Scholar
2
-
Ishraqul H., Apratim R. Relative Design Merits and Trends in Single-Ended Ring Voltage Controlled Oscillators. IETE Journal of Research, Aug. 2019.
Google Scholar
3
-
Gagandeep S., Mandeep S. A. Design of wide tuning range and low power dissipation of VCRO in 50 nm CMOS Technology. International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering, May 2014, 3(5):9675-79.
Google Scholar
4
-
Jubayer J., Mamun B. I. R., Mohd A. M. A., CMOS differential ring oscillators: Review of the Performance of CMOS ROs in Communication Systems. IEEE Microwave Magazine, 2013;12(5): 97-109.
Google Scholar
5
-
Elnaz Z., Mohammad M., Maryam Z., Improved accuracy equation for propagation delay of a CMOS inverter in a single ended ring oscillator. International Journal of Electronics and Communications (AE?), 2017;71:110-117.
Google Scholar
6
-
Abidi A. A. Phase noise and jitter in CMOS ring oscillators. IEEE Journal of Solid-State Circuits, 2006; 41(8):1803?16.
Google Scholar
7
-
Felipe S. M., Andr? I. S., Renato P. R., CMOS inverter delay model based on DC transfer curve for slow input. 14th International Symposium on Quality Electronic Design (ISQED), pp. 651?7. B, June 2013.
Google Scholar
8
-
Stephen D. A Method to Derive an Equation for the Oscillation Frequency of a Ring Oscillator. MASc. Thesis. Waterloo, Ontaria, Canada, 2002.
Google Scholar
9
-
Bhawika K., Shruti S., Sharma K. G. & Ghosh P. K., Design of Improved Performance Voltage Controlled Ring Oscillator. 2015 Fifth International Conference on Advanced Computing & Communication Technologies.
Google Scholar
10
-
Jan M. Rabaey, Anantha Chandrakasan, Borivoje Nikolic. Digital integrated circuits: A design perspective. 2nd ed. In : Prentice hall electronics and VLSI series, 2002.
Google Scholar
11
-
S. M. Ishraqul H., Apratim R., Design of a Linearized Split-Load Low Power Single-Ended Ring Oscillator with High Tuning Range. International Conference on Innovation in Engineering and Technology (ICIET), 23-24 December, 2019.
Google Scholar
12